Explora I+D+i UPV

Volver atrás Proyecto

SCALABLE MULTI-CHIP QUANTUM ARCHITECTURES ENABLED BY CRYOGENIC WIRELESS /QUANTUM - COHERENT NETWORK-IN PACKAGE

Departamento De Informática De Sistemas Y Computadores

Compartir
Año de inicio

2023

Organismo financiador

COMISION DE LAS COMUNIDADES EUROPEA

Tipo de proyecto

I+D COLAB. COMPETITIVA

Responsable científico

García Almudéver Carmen

Resumen

Today's tremendous interdisciplinary effort towards building a quantum computer promises to tackle problems beyond reach of any classical computer. Although intermediate-scale quantum computers have been recently demonstrated to exceed the capability of the most powerful supercomputers, it is widely recognized that addressing any real-world problem will require upscaling quantum computers to thousands or even millions of qubits. This proposal focuses on the grand challenge of scalability in quantum computers, from a full- stack architectural standpoint, and enabled by communication networks operating within the quantum computing package at cryogenic temperatures. The QUADRATURE project hence aims to pioneer a new generation of scalable quantum computing architectures featuring distributed quantum cores (Qcores) interconnected via quantum-coherent qubit state transfer links and orchestrated via an integrated wireless interconnect. This novel architecture supports reconfigurability to serve massive flows of heterogeneous quantum algorithmic demands. The main objectives are (i) to experimentally prove the first micro-integrated all-RF qubit-state transfer link within a cryogenic tunable superconducting cavity waveguide in the microwave and THz frequency region for quantum-coherent frequency-multiplex and routing (ii) to achieve experimentally the transfer of classical data through wireless in-package links by integrated cryo-antennas and tranceivers (iii) to build protocols for a quantum-coherent integrated network enabling the exchange of qubits through the coordination of the quantum-coherent data plane and the wireless control plane (iv) to develop appropriate scalable architectural methods such as mapping, scheduling, and coordination approaches across multiple Qcores, and (v) to demonstrate the scalability of the approach i-scale design space optimization and for a set of quantum algorithm benchmarks, with at least 1Ox improvement in overall performance.

Más resultados en Departamento De Informática De Sistemas Y Computadores con la cadena de busqueda "Optimization"

  • Software

    PEAK Architecture: Arquitectura de procesador multinúcleo...

    Departamento De Informática De Sistemas Y Computadores

  • Proyectos

    ENABLING DYNAMIC AND INTELLIGENT WORKFLOWS IN THE FUTURE ...

    Departamento De Informática De Sistemas Y Computadores

  • Proyectos

    BRIDGING AI WITH IOT TO PROVIDE ENVIRONMENTAL INTELLIGENC...

    Departamento De Informática De Sistemas Y Computadores