Explora I+D+i UPV

Volver atrás Publicación

Process variation and layout mismatch tolerant design of source synchronous links for GALS networks-on-chip

Compartir
Autores UPV

Año

CONGRESO

Process variation and layout mismatch tolerant design of source synchronous links for GALS networks-on-chip