Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Autores UPV
Año
CONGRESO Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints