A hardware architecture for scheduling complex real-time task sets

Sáez Barona Sergio, Vila Carbó Juan Antonio, Crespo Lorente Alfons, García Baños Ángel de la Encarnación

2000

Journal of Computing and Information Technology