Efficient FPGA implementation of Two's complement digit-serial/parallel multipliers

Valls Coquillat Javier, Marcos Martinez Peiro

2003

IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing