A FPGA bit-serial Implementation of Three FIR filters structures using a Distributed Arithmetic Approach

Martínez Peiró Marcos Antonio, Colom Palero Ricardo José, Ballester Merelo Francisco José, Gadea Gironés Rafael

2000

A FPGA bit-serial Implementation of Three FIR filters structures using a Distributed Arithmetic Approach