Explora I+D+i UPV

Architecture and algorithms for the implementation of digital wireless receivers in FPGA and ASIC: ISDB-T and DVB-S2 cases

Compartir
Fecha defensa

Doctorando

Tutores

Resumen

Palabras clave